arch 2006 Disk Use

ARTICLE IN PRESS

Available online at www.sciencedirect.com



SCIENCE dIRECT.

Microprocessors and Microsystems xxx (2006) xxx-xxx

No. of Pages 6, Model 5+ Nathan (CE) / Karthikeyan (TE)

> MICROPROCESSORS AND MICROSYSTEMS

www.elsevier.com/locate/micpro

FPGA architecture for fast parallel computation of co-occurrence matrices

D.K. Iakovidis *, D.E. Maroulis, D.G. Bariamis

Department of Informatics and Telecommunications, University of Athens, Panepistimiopolis, Ilisia, 15784 Athens, Greece

7 Abstract

2

3

4 5

6

8 This paper presents a novel architecture for fast parallel computation of co-occurrence matrices in high throughput image analysis 9 applications for which time performance is critical. The architecture was implemented on a Xilinx Virtex-XCV2000E-6 FPGA using 10 VHDL. The symmetry and sparseness of the co-occurrence matrices are exploited to achieve improved processing times, and smaller, 11 flexible area utilization as compared with the state of the art. The performance of the proposed architecture is evaluated using input 12 images of various dimensions, in comparison with an optimized software implementation running on a conventional general purpose 13 processor. Simulations of the architecture on contemporary FPGA devices show that it can deliver a speedup of two orders of magnitude 14 over software.

15 © 2006 Elsevier B.V. All rights reserved.

16 *Keywords:* Image analysis; Co-occurrence matrix; FPGA; Texture 17

18 1. Introduction

The co-occurrence matrix is a powerful statistical tool which has proved its usefulness in a variety of image analysis applications, including biomedical [1,2], remote sensing [3], quality control [4] and industrial defect detection systems [5]. It captures second-order grey-level information, which is mostly related to human perception and the discrimination of textures.

26 Although the computational complexity of the co-occur-27 rence matrix for an image of $N \times N$ dimensions is only $O(N^2)$, the processing power requirements for the compu-28 29 tation of multiple co-occurrence matrices per time unit 30 can be prohibiting for the analysis of large image streams, 31 using software co-occurrence matrix implementations on 32 general purpose processors. Such demanding applications 33 include video analysis [1,6], content-based image retrieval 34 [7], real-time industrial applications [5] and high-resolution 35 multispectral image analysis [2].

* Corresponding author. Tel.: +30 210 7275317; fax: +30 210 7275333. *E-mail address:* rtsimage@di.uoa.gr (D.K. Iakovidis).

0141-9331/\$ - see front matter \odot 2006 Elsevier B.V. All rights reserved. doi:10.1016/j.micpro.2006.02.013

Field Programmable Gate Arrays (FPGAs) are low cost, 36 reconfigurable high density gate arrays capable of perform-37 ing many complex computations in parallel while hosted by 38 conventional computer hardware [8]. Their features enable 39 the development of a hardware system dedicated to per-40 forming fast co-occurrence matrix computations, thus 41 meeting the requirements of real-time image analysis appli-42 cations. On the other hand, the Very Large Scale Integra-43 tion (VLSI) architectures could be considered as 44 competitive alternatives [9]. However, they are not recon-45 figurable and they involve high development cost and 46 time-consuming development procedures. 47

Within the first FPGA architectures, dedicated to 48 co-occurrence matrix computations, was the one presented 49 in [5,6] for the computation of two statistical measures of 50 the co-occurrence matrix. However, these measures were 51 being approximated, without needing to compute the 52 matrix itself. In a later work, Tahir et al. [2] developed 53 54 an FPGA architecture for the computation of 16 co-occurrence matrices in parallel. The implementation consider-55 ations include symmetry, but do not include sparseness. 56 As a result, a large FPGA area is utilized even for small 57 input images. 58 2

D.K. Iakovidis et al. / Microprocessors and Microsystems xxx (2006) xxx-xxx

59 In this paper, we present a novel FPGA architecture for 60 parallel computation of 16 co-occurrence matrices that 61 exploits both their symmetry and sparseness to achieve improved processing times and smaller, flexible area 62 63 utilization.

64 2. The co-occurrence matrix

65 The co-occurrence matrix of an $N \times N$ -pixel image I, 66 comprises of the probabilities $P_{d,\theta}(i, j)$ of the transitions 67 from a grey-level *i* to a grey-level *j* in a given direction θ 68 at a given intersample spacing d

$$P_{d,\theta}(i,j) = \frac{C_{d,\theta}(i,j)}{\sum_{i=1}^{N_g} \sum_{j=1}^{N_g} C_{d,\theta}(i,j)},$$
(1)

71 where $C_{d,\theta}(i,j) = \#\{(m,n), (u,v) \in N \times N: f(m,n) = j, \}$ 72 f(u, v) = i, |(m, n) - (u, v)| = d, $\angle ((m, n), (u, v)) = \theta$ }, # 73 denotes the number of elements in the set, f(m, n) and 74 f(u, v) correspond to the grey-levels of the pixel located 75 at (m, n) and (u, v), respectively, and N_g is the total number 76 of grey-levels in the image [11]. In accordance with [2], we 77 choose $N_{\rm g} = 32$ (5-bit representation).

78 The co-occurrence matrix can be regarded symmetric 79 if the distribution between opposite directions is ignored. 80 The symmetric co-occurrence matrix is derived as $P_{d,\theta}$ $(i, j) = (P_{d,\theta}(i, j) + P_{d,\theta}(i, j)^{T})/2$, where symbol T denotes 81 82 the transpose matrix. Therefore, the co-occurrence matrix 83 can be represented as a triangular structure without any 84 information loss, and θ is chosen within the range of 0° 85 to 180°. Common choices of θ include 0°, 45°, 90° and 135° [1,2,6,12]. Moreover, depending on the image dimen-86 sions, the co-occurrence matrix can be very sparse, as the 87 88 number of grey-level transitions for any given distance 89 and direction, is bounded by the number of image pixels.

3. Architecture

The presented architecture was developed in Verv high 91 speed integrated circuits Hardware Description Language 92 (VHDL). It was implemented on a Xilinx Virtex-93 XCV2000E-6 FPGA, which is characterized by 80×120 94 Configurable Logic Blocks (CLBs) providing 19,200 slices 95 (1 CLB = 2 slices). The device includes $160 \ 256 \times 16$ -bit 96 Block RAMs and can support up to 600 kbit of distributed 97 98 RAM. The host board, Celoxica RC-1000 has four 2 MB static RAM banks. The RAM banks can be accessed by 99 the FPGA and the host computer independently, whereas 100simultaneous access is prohibited by the board's arbitra-101 tion and isolation circuits. 102

An overview of the proposed FPGA architecture is illus-103 trated in Fig. 1. The FPGA includes a control unit, four 104 memory controllers (one for each memory bank) and 16 105 Co-occurrence Matrix Computation Units (CMCUs). Up 106 to four input images of N_{g} grey-levels can be loaded in par-107 allel to the available RAM banks. In accordance with [2], a 108 5-bit grey-level representation was used, i.e., $N_g = 32$. 109 However, in [2] each image is loaded into a corresponding 110 RAM bank using a 5-bit per pixel representation whereas 111 in the proposed architecture a 25-bit per pixel representa-112 tion is used. Each pixel is represented by a vector $\bar{a} = [a_p,$ 113 $a_0, a_{45}, a_{90}, a_{135}$] that comprises of five 5-bit components, 114 namely, the grey-level a_p of the pixel and the grey-levels 115 a_0 , a_{45} , a_{90} and a_{135} of its neighboring pixels at 0°, 45°, 116 90° and 135° directions. 117

All FPGA functions are coordinated by the control unit 118 which generates synchronization signals for the memory 119 controllers and the CMCUs. The control unit also 120 handles communication with the host, by exchanging 121 control and status bytes, and requesting or releasing the 122 ownership of the memory banks. Each CMCU is used 123



Fig. 1. Overview of the FPGA architecture.

90

D.K. Iakovidis et al. | Microprocessors and Microsystems xxx (2006) xxx-xxx

124 for the computation of the co-occurrence matrix of an 125 image for a particular direction and distance.

126 3.1. Co-occurrence Matrix Computation Units

127 Three main objectives have been determined upon the 128 requirements of the proposed application, for the develop-129 ment of a CMCU: (a) small FPGA area utilization to allow 130 for a potential expansion of the proposed architecture, (b) 131 high throughput of one result per cycle to achieve a high per-clock performance and (c) low design complexity that 132 133 will contribute to achieving high operation frequency. To meet these objectives we have considered various alterna-134 135 tives for the implementation of the CMCUs. These include the utilization of the existent FPGA BlockRAM arrays, the 136 137 implementation of standard sparse array structures that store pairs of indices and values, and the implementation 138 139 of set-associative sparse arrays. The BlockRAM arrays 140 and the standard sparse array structures would not suffice 141 to meet all three objectives. The BlockRAM arrays would 142 lead to a larger area utilization compared with the sparse 143 implementations. The standard sparse arrays would result 144 in a lower throughput compared with the other two imple-145 mentations, as the cycles needed to traverse the indices of 146 the array are proportional to its length. In comparison, 147 the set-associative arrays could be considered as a more 148 flexible alternative that can be effectively used for achieving 149 all our three objectives.

- 150 Fig. 2 illustrates a CMCU as implemented by means of
- 151 an *n*-way set-associative array of N_c cells and auxiliary cir-
- 152 cuitry which include n comparators, a n-to-log₂n priority
- 153 encoder and an adder.

The set-associative arrays can be utilized for efficient 154 storage and retrieval of sparse matrices, ensuring a 155 throughput of one access per cycle with a latency of 156 four cycles. An n-way set-associative array consists of 157 *n* independent tag arrays $(tags_0 - tags_{n-1})$ as illustrated 158 in Fig. 2. The tag-arrays are implemented in the 159 FPGA's distributed RAM and each of them consists 160 of N_c/n cells. The set-associative array uniquely maps 161 an input pair of 5-bit grey-level intensities (i, j) into 162 an address of the N_c -cell data array. The data arrays 163 are implemented using FPGA Block RAMs, each of 164 which can hold up to 256 co-occurrence matrix ele-165 ments. The data array cells contain the number of 166 occurrences of the respective (i, j) pairs. Each of these 167 pairs are represented by a single 10-bit integer k, result-168 ing from the concatenation of i and j. This integer can 169 be considered to consist of two parts: the first is called 170 set(i, j) and comprises of the $\log_2(N_c/n)$ least significant 171 bits of k, whereas the second part is called tag(i, j) and 172 comprises of the $10-\log_2(N_c/n)$ most significant bits of k. 173 The increment of a data array cell that corresponds to 174 an input pair (i, j) is implemented in four pipeline 175 stages: 176

Stage 1.The tag array cells located in the set (i, j) row are177retrieved and stored in temporary registers.178

Stage 2.The values of the temporary registers values are
compared with tag(i, j).179
180

a. If a match is found the column number of the 181 matching tag is written in the offset register. 182

b. If there are not any matches the tag(i, j) is 183 stored in the tags array, at the first available 184 cell of the set(i, j) row. 185



Fig. 2. The co-occurrence matrix computation unit (CMCU).

3

186

- D.K. Iakovidis et al. | Microprocessors and Microsystems xxx (2006) xxx-xxx
- 187Stage 3.The contents of both the offset register and188set(i, j) form an address a. The data array ele-189ment stored in a is read.
- 190 Stage 4. The value read in the previous cycle increases by
 191 one and it is written back to *a*.
 192

After all input pairs are read and processed the dataarray will contain the co-occurrence matrix of the inputimage.

196 4. Results

197 Experiments focusing to the evaluation of the time per-198 formance and the area utilization of the proposed architec-199 ture were performed using standard texture images from 200 the Brodatz album of 16×16 , 32×32 , 64×64 , 128×128 , 201 256×256 and 512×512 -pixel dimensions (Fig. 3) [13].

202 Given a triangular co-occurrence matrix of $N_g = 32$, the 203 number of pixel pairs that can be considered for its compu-204 tation in the case of a 16×16 -pixel input image, is smaller 205 than the total number of co-occurrence matrix elements, 206 and reaches the number of all image pixels. Therefore, 207 the co-occurrence matrix will be sparse and N_c is set to a maximum possible value of $16 \times 16 = 256$. In the case of 208 209 a 32×32 -pixel or a larger input image, the co-occurrence 210 matrix is not considered sparse as the number of all possi-211 ble pixel pairs that can be considered for its computation is 212 larger than the total number of its elements (i.e., 528). 213 Therefore, N_c is set to 528. It is worth noting that the effect 214 of sparseness in area utilization is amplified and becomes 215 more useful as N_g increases. For example, if N_g was set at 64 or at 128 grey-levels, the co-occurrence matrix 216 217 could be considered sparse for images up to 32×32 or



Fig. 3. Texture image D9 from the Brodatz album cropped at various sizes.

 64×64 -pixel dimensions, respectively. By following a grid 218 search approach for the determination of *n*, it was found 219 that the 16-way set-associative arrays (n = 16) result in 220 the optimal tradeoff between time performance and area 221 utilization. 222

The proposed architecture, as implemented on the 223 Xilinx Virtex-XCV2000E-6 FPGA, operates at 38.4 MHz 224 and utilizes only 39% of the FPGA area for 16×16 input 225 images, where the sparseness of the co-occurrence matrices 226 is exploited. The use of larger input images results in 227 approximately the same operating frequency reaching 228 38.2 MHz and a larger area utilization of 45%. In compar-229 ison, the architecture proposed in [2] operates at 50 MHz 230 and utilizes a larger area percentage (59%) on an FPGA 231 of the same type, for the same N_{g} , regardless of the image 232 dimensions. The time performance reported in [2] for the 233 computation of a total of 64 co-occurrence matrices in 234 512×512 -pixel 16-band multispectral images was 235 6.3×10^5 µs. For the same computations, the proposed 236 architecture requires $28.041 \times 4 = 1.1 \times 10^5 \,\mu s$ (Table 1), 237 which can be interpreted in approximately 500% reduction 238 of the processing time. This improvement in time perfor-239 mance is mainly attributed to the use of vectors \bar{a} for the 240 241 retrieval of five pixels in one cycle instead of the five cycles required in the per pixel retrieval used in [2]. 242

243 Even though the implementation of the proposed architecture was based on the Xilinx Virtex-XCV2000E-6 244 FPGA, we run several simulations on state of the art 245 FPGA devices, such as Virtex-XCV2000E-8 (19200 slices), 246 Virtex2-XC2V6000-6 (33792 slices) and Spartan3-247 XC3S4000-5 (27648 slices). The processing times achieved 248 for the computation of 16 co-occurrence matrices in hard-249 ware and software, respectively, are presented in Table 1. 250

Software processing times were measured using an 251 MMX optimized software implementation developed in 252 C programming language and executed on an Athlon 253 XP2700+ processor. The optimizations were based on the 254 guidelines suggested by Intel and AMD [14,15]. These 255 include contiguous arrays allocation for improving CPU 256 caching performance, system call overhead reduction by 257 allocation of static arrays for data used iteratively within 258 the program, usage of efficient C library functions such 259 as memset() and memcpy(), and vectorization of several 260 functions using the MMX instruction set [16]. Additional 261 code fine-tuning includes code rearrangement for breaking 262 dependencies in tight loops, dereferencing of commonly 263 used pointers and reduction of the function call overhead 264 using inline functions. 265

The results reveal the superior performance of the hard-266 ware implementations of the proposed architecture over 267 the software implementation. The speedup factors achieved 268 in hardware vary depending on the FPGA model used. The 269 minimum speedup is approximately 20 in the case of 270 XCV2000E-6 for 512×512 images, whereas it exceeds 271 100 in the case of XC2V6000-6 for 16×16 images. The var-272 iance in speedup is mainly attributed to the different fre-273 quencies of the various FPGA models and does not 274

Table 1

ARTICLE IN PRESS

D.K. Iakovidis et al. / Microprocessors and Microsystems xxx (2006) xxx-xxx

~	
_	
•	
~	
_	

Implementation	Frequency (MHz)	Image dimensions (pixels)					
		16×16	32×32	64×64	128×128	256×256	512 × 512
Processing times (µs)							
Hardware							
XCV2000E-6	38	30	113	442	1756	7013	28,041
XCV2000E-8	51	22	83	323	1283	5123	20,483
XC3S4000-5	72	15	59	230	915	3653	14,606
XC2V6000-6	83	13	51	198	788	3149	12,590
Software							
Athlon XP 2700+	2167	1371	3247	10,018	36,320	143,600	562,080

275 correlate with the sparseness of the co-occurrence matrix, 276 which mainly affects the area utilization. In Table 1 it can 277 be observed that the increase in processing times as the 278 image dimensions increase by two is not exactly divided 279 by four, as it would have been expected by the quadrupli-280 cation of the image pixels. This is explained by the constant 281 time period spent for resetting the FPGA circuit.

282 5. Conclusions

283 We presented a novel FPGA architecture which is 284 capable of performing fast parallel co-occurrence matrix 285 computations in grey-level images. It performs better 286 than the state of the art FPGA architecture presented 287 in [2]. The proposed architecture and the architecture 288 in [2] have two main differences pinpointed to the input 289 data format and the co-occurrence matrix representation. 290 The vector representation of the input image pixels and 291 the use of set-associative arrays for the sparse representa-292 tion of the co-occurrence matrix result in a higher time 293 performance and smaller area utilization respectively. 294 Its advantageous time performance compared with the 295 architecture in [2] and with an optimized software imple-296 mentation for general purpose processors, makes it 297 appealing for use in high throughput applications. More-298 over, the smaller FPGA area it utilizes, allows for the 299 exploitation of the remaining area for other tasks, such 300 as the computation of co-occurrence matrix features 301 [11], or the computation of more co-occurrence matrices 302 in parallel, if the host board is equipped with more 303 RAM banks.

304 It is worth noting that the computation of co-occurrence 305 matrices in conjunction with feature extraction in the same 306 FPGA design still remains a challenge. In [2], two different 307 FPGA designs, one for the computation of co-occurrence 308 matrices and one for the feature extraction, are inter-309 changeably configured on a single FPGA.

Within our future perspectives are the extension of the 310 current architecture for efficient on-chip extraction of mul-311 312 tiple textural features from grey-level and colour images, in 313 the same FPGA design, and its integration in a complete, 314 hardware/software system with real-time video analysis 315 capabilities.

6. Uncited reference	316
----------------------	-----

Ref. [10]. 317

Acknowledgments

This research was funded by the Operational Program for 319 Education and Vocational Training (EPEAEK II) under the 320 framework of the project "Pythagoras - Support of Univer-321 sity Research Groups" co-funded by 75% from the Europe-322 an Social Fund and by 25% from national funds. 323

References

324

318

- 325 [1] S.A. Karkanis, D.K. Iakovidis, D.E. Maroulis, D.A. Karras, 326 M. Tzivras, Computer aided tumor detection in endoscopic video 327 using color wavelet features, IEEE Trans. Inf. Technol. Biomed. 7 328 (2003) 141–152
- 329 [2] M.A. Tahir, A. Bouridane, F. Kurugollu, An FPGA based copro-330 cessor for GLCM and haralick texture features and their application 331 in prostate cancer classification, Analog Integr. Circ. Signal Process. 43 (2005) 205-215 332
- 333 [3] A. Baraldi, F. Parmiggiani, An investigation of the textural charac-334 teristics associated with gray level cooccurrence matrix statistical 335 parameters, IEEE Trans. Geosci. Remote Sens. 33 (2) (1995) 293-304.
- 336 [4] K. Shiranita, T. Miyajima, R. Takiyama, Determination of meat quality by texture analysis, Pattern Recogn. Lett. 19 (1998) 1319-1324. 337
- [5] J. Iivarinen, K. Heikkinen, J. Rauhamaa, P. Vuorimaa, A. Visa, A 338 339 defect detection scheme for web surface inspection, Int. J. Pattern 340 Recogn. Artif. Intell. (2000) 735-755.
- 341 [6] D.K. Iakovidis, D.E. Maroulis, S.A. Karkanis, I.N. Flaounas, Color 342 texture recognition in video sequences using wavelet covariance 343 features and support vector machines, in: Proceedings of 29th EURO-344 MICRO, September 2003, Antalya, Turkey, 2003, pp. 199-204. 345
- [7] C.-H. Wei, C.-T. Li, R. Wilson, A content-based approach to medical 346 image database retrieval, in: Z. Ma (Ed.), Database Modeling for 347 Industrial Data Management: Emerging Technologies and Applica-348 tions, Idea Group Publishing, 2005. 349
- [8] T.A. York, Survey of field programmable logic devices, Microprocess. Microsyst. 17 (7) (1993) 371-381.
- 351 [9] M. Ba, D. Degrugillier, C. Berrou, Digital VLSI using parallel 352 architecture for co-occurrence matrix determination, in: Proceedings 353 of the International Conference on Acoustics, Speech, and Signal 354 Processing, vol. 4, 1989, pp. 2556-2559.
- 355 [10] K. Heikkinen, P. Vuorimaa, Computation of two texture features in 356 hardware, in: Proceedings of the Tenth International Conference on 357 Image Analysis and Processing, September 1999, Venice, Italy, 1999, pp. 125-129.

358

350

ARTICLE IN PRESS

370

371

372

373

374

375

376

377

378

379

380

381

382

D.K. Iakovidis et al. | Microprocessors and Microsystems xxx (2006) xxx-xxx

- 359 [11] R.M. Haralick, K. Shanmugam, I. Dinstein, Textural features for 360
- image classification, IEEE Trans. Syst. Man Cybern. 3 (1973) 610-621. 361 [12] S. Theodoridis, K. Koutroumbas, Pattern Recognition, Academic
- 362 Press, San Diego, 1999.
- 363 [13] P. Brodatz, Textures: A Photographic Album for Artists and 364 Designers, Dover Publications, New York, 1966.
- 365 [14] IA-32 Intel Architecture Optimization Reference Manual. Intel 366 Corp., 2004.
- 367 [15] Athlon Processor x86 Code Optimization Guide, AMD Inc., 2002.
- 368 [16] Intel Pentium 4 Processor Optimization Reference Manual, Intel 369 Corporation, 1999-2000.



385 Dimitris E. Maroulis received the B.Sc. degree in 386 Physics, the M.Sc. degree in radioelectricity, the M.Sc. in electronic automation and the Ph.D. 387 degree in Computer Science, all from the 388 University of Athens, Greece, in 1973, 1977, 1980 389 and 1990, respectively. In 1979, he was appointed 390 Assistant in the Department of Physics, in 1991 he 391 was elected Lecturer and in 1994 he was elected 392 Assistant Professor, in the Department of Infor-393 matics of the same university. He is currently 394 working in the above Department in teaching and 395

research activities, including Projects with European Community. His 396 main areas of activity include data acquisition systems, real-time systems, 397 signal processing and biomedical systems. 398 399



400Dimitris G. Bariamis is a student of the Depart-401 ment of Informatics and Telecommunications, pursuing a Ph.D. degree in hardware architecture 402 design. His research interests include FPGA 403 design, and software programming and optimi-404 zation techniques.

405 406

407

408

409



Dimitris K. Iakovidis received his B.Sc. degree in Physics from the University of Athens, Greece. In April 2001, he received his M.Sc. degree in Cybernetics and in February 2004 his Ph.D. degree in Computer Science from the Department Informatics and Telecommunications, of University of Athens, Greece. Currently he is working as a Research Fellow in the same Department and he has co-authored more than 30 papers on image analysis, systems, and biomedical applications. Also he is a regular reviewer for

383 many international journals. His research interests include image analysis, 384 system development, pattern recognition and bioinformatics.

⁶